Constant sam4l::usart::Mode::USCLKS::CLK_USART_DIV
[−]
pub const CLK_USART_DIV: FieldValue<u32, Register>=
<FieldValue<u32, Register>>::new((1 << 2 - 1) + ((1 << 2 - 1) - 1), 4, 1)