1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
use core::cell::Cell;
use kernel::common::regs::{ReadOnly, WriteOnly};
use kernel::hil::rng::{self, Continue};
use pm;
#[repr(C)]
struct Registers {
cr: WriteOnly<u32, Control::Register>,
_reserved0: [u32; 3],
ier: WriteOnly<u32, Interrupt::Register>,
idr: WriteOnly<u32, Interrupt::Register>,
imr: ReadOnly<u32, Interrupt::Register>,
isr: ReadOnly<u32, Interrupt::Register>,
_reserved1: [u32; 12],
odata: ReadOnly<u32, OutputData::Register>,
}
register_bitfields![u32,
Control [
KEY OFFSET(8) NUMBITS(24) [],
ENABLE OFFSET(0) NUMBITS(1) [
Disable = 0,
Enable = 1
]
],
Interrupt [
DATRDY 0
],
OutputData [
ODATA OFFSET(0) NUMBITS(32) []
]
];
const BASE_ADDRESS: *const Registers = 0x40068000 as *const Registers;
pub struct Trng<'a> {
regs: *const Registers,
client: Cell<Option<&'a rng::Client>>,
}
pub static mut TRNG: Trng<'static> = Trng::new();
const KEY: u32 = 0x524e47;
impl<'a> Trng<'a> {
const fn new() -> Trng<'a> {
Trng {
regs: BASE_ADDRESS,
client: Cell::new(None),
}
}
pub fn handle_interrupt(&self) {
let regs = unsafe { &*self.regs };
if !regs.imr.is_set(Interrupt::DATRDY) {
return;
}
regs.idr.write(Interrupt::DATRDY::SET);
self.client.get().map(|client| {
let result = client.randomness_available(&mut TrngIter(self));
if let Continue::Done = result {
regs.cr
.write(Control::KEY.val(KEY) + Control::ENABLE::Disable);
unsafe {
pm::disable_clock(pm::Clock::PBA(pm::PBAClock::TRNG));
}
} else {
regs.ier.write(Interrupt::DATRDY::SET);
}
});
}
pub fn set_client(&self, client: &'a rng::Client) {
self.client.set(Some(client));
}
}
struct TrngIter<'a, 'b: 'a>(&'a Trng<'b>);
impl<'a, 'b> Iterator for TrngIter<'a, 'b> {
type Item = u32;
fn next(&mut self) -> Option<u32> {
let regs = unsafe { &*self.0.regs };
if regs.isr.is_set(Interrupt::DATRDY) {
Some(regs.odata.read(OutputData::ODATA))
} else {
None
}
}
}
impl<'a> rng::RNG for Trng<'a> {
fn get(&self) {
let regs = unsafe { &*self.regs };
unsafe {
pm::enable_clock(pm::Clock::PBA(pm::PBAClock::TRNG));
}
regs.cr
.write(Control::KEY.val(KEY) + Control::ENABLE::Enable);
regs.ier.write(Interrupt::DATRDY::SET);
}
}